
AD5200/AD5201
–14–
TEST CIRCUITS
Figures 6 to 14 define the test conditions used in the product
specification table.
VMS
A
W
B
DUT
V+
V+ = VDD
1 LSB = V+/2N
Figure 6. Potentiometer Divider Nonlinearity Error Test
Circuit (INL, DNL)
VMS
A
W
B
DUT
NO CONNECT
IW
Figure 7. Resistor Position Nonlinearity Error
(Rheostat Operation; R-INL, R-DNL)
VMS1
A
W
B
DUT
IW = VDD/RNOMINAL
VMS2
VW
RW = [VMS1 – VMS2]/IW
Figure 8. Wiper Resistance Test Circuit
VMS%
VDD%
PSS (%/%) =
V+ = VDD 10%
PSRR (dB) = 20 LOG
VMS
VDD
VMS
A
W
B
V+
VDD
VA
Figure 9. Power Supply Sensitivity Test Circuit
(PSS, PSRR)
OP279
W
5V
B
VOUT
OFFSET
GND
OFFSET BIAS
A
DUT
VIN
Figure 10. Inverting Gain Test Circuit
OFFSET BIAS
B
OFFSET
GND
A
DUT
OP279
W
5V
VOUT
VIN
Figure 11. Noninverting Gain Test Circuit
OP42
VOUT
VIN
+15V
OFFSET
GND
–15V
W
B
A
2.5V
Figure 12. Gain vs. Frequency Test Circuit
W
B
VSS TO VDD
DUT
ISW
CODE = OOH
RSW =
0.1V
ISW
0.1V
+
–
Figure 13. Incremental ON Resistance Test Circuit
ICM
A
W
B
NC
GND
NC
VSS
VDD
DUT
VCM
NC = NO CONNECT
Figure 14. Common-Mode Leakage Current Test Circuit